More specifically, 45-nm CMOS gate density can be 2.6-times higher than that of 65-nm CMOS technology. The modeling technique was announced at this week's VLSI Symposium.